

Reg. No.:

Name :



**VIT**<sup>®</sup>  
**BHOPAL**  
www.vitbhopal.ac.in

**Mid-Term Examinations – October 2021**

|           |  |                 |                           |
|-----------|--|-----------------|---------------------------|
| Programme | : <b>B. Tech.</b>                        | Semester        | : <b>Fall 2021-22</b>     |
| Course    | : <b>Electric Circuits &amp; Systems</b> | Code            | : <b>EEE1001</b>          |
| Faculty   | : <b>Mr. Amit Kumar Singh</b>            | Slot/ Class No. | : <b>A11+A12+A13/0600</b> |
| Time      | : <b>1 ½ hours</b>                       | Max. Marks      | : <b>50</b>               |

**Answer all the Questions**

| Q.No. | Sub. Sec. | Question Description   | Marks |
|-------|-----------|--|-------|
| 1     | (a)       | Derive the condition for the maximum power transfer in a given circuit.  | 4     |
|       | (b)       | Determine the value of $R_L$ for the maximum power transfer as shown in Figure 1, also find the maximum power transferred to the load. | 6     |




Figure 1

|   |     |  |   |
|---|-----|--|---|
| 2 | (a) | A series $RLC$ circuit with $L = 160$ mH, $C = 100$ $\mu$ F, and $R = 40.0\Omega$ is connected to a sinusoidal voltage $V(t) = 40\sin\omega t$ , with $\omega = 200$ rad/s.<br><br>1. What is the impedance of the circuit?<br>2. Let the current at any instant in the circuit be $I(t) = I_0 \sin(\omega t - \phi)$ . Find $I_0$ .<br>3. What is the power factor? | 4 |
|---|-----|--|---|

(b) Using superposition theorem, determine the current  $I_2$  through  $R_2 = 12$  K $\Omega$  resistor for the circuit shown in Figure 2.




Figure 2

- 3 (a) Determine the value of “ $V_o$  &  $I$ ” in the circuit shown in Figure 3 considering the diodes approximate ideal.




Figure 3

4

- (b) Determine the output waveform ( $V_o$ ) in the network shown in Figure 4 and calculate the output D.C level and required PIV of each diode?




Figure 4

6

- 4 (a) Draw the input/ output characteristics of the CE configuration NPN transistor made up with silicon. Also define the term  $I_{CEO}$
- (b) Explain the working of n-channel D-MOSFET with the transfer characteristics curve
- 5 (a) Design a combinational logic circuit with 3 input variables that will produce logic ‘1’ output when more than one input variables are at logic ‘0’.
- (b) Minimize the following Boolean function using K-map and realize it using NAND gates only

$$F(A, B, C, D) = \sum (0, 2, 5, 7, 11, 14)$$

5

5

5

5

